chapter
    Number Representation and Computer Arithmetic PYQs for GATE CS

    Solve 14+ Number Representation and Computer Arithmetic previous year questions for GATE CS with answers and detailed solutions. Free sample questions below.

    Try a question

    Answer it here to see how it works. Nothing is recorded until you sign in.

    Question 1
    2026 Slot Set2 PYQ
    Level 3: Exam Standard

    The 32-bit IEEE 754 single precision representation of a number is 0xC2710000. The number in decimal representation is ________. <i>(rounded off to two decimal places)</i>

    Question 2
    2026 Slot Set2 PYQ
    Level 3: Exam Standard

    In a system, numbers are represented using 4-bit two’s complement form. Consider four numbers , , and in the system. Which of the following operations will result in arithmetic overflow?

    Question 3
    2026 Slot Set1 PYQ
    Level 3: Exam Standard
    Consider the 8-bit signed integers , and represented using the sign-magnitude form. The binary representations of and are as follows:


    Which of the following operations to compute result(s) in an arithmetic overflow?
    Question 4
    2026 Slot Set1 PYQ
    Level 3: Exam Standard
    Consider the real valued variables , and represented using the IEEE 754 single-precision floating-point format. The binary representations of and in hexadecimal notation are as follows:


    Let .

    Which one of the following is the binary representation of , in hexadecimal notation?
    Question 5
    2025 Slot Set2 PYQ
    Level 3: Exam Standard
    Three floating point numbers , , and are stored in three registers RX, RY, and RZ, respectively in IEEE 754 single precision format as given below in hexadecimal:

    RX = 0xC1100000, RY = 0x40C00000, and RZ = 0x41400000

    Which of the following option(s) is/are CORRECT?
    Question 6
    2025 Slot Set2 PYQ
    Level 3: Exam Standard
    The following two signed 2’s complement numbers (multiplicand and multiplier ) are being multiplied using Booth’s algorithm:

    : 1100 1101 1110 1101 and : 1010 0100 1010 1010

    The total number of addition and subtraction operations to be performed is ___________. (Answer in integer)
    Question 7
    2025 Slot Set1 PYQ
    Level 2: Moderate

    The number can be represented as 1010 in 4-bit 2’s complement representation. Which of the following is/are <b>CORRECT</b> 2’s complement representation(s) of ?

    Question 8
    2024 Slot Set2 PYQ
    Level 3: Exam Standard
    The format of a single-precision floating-point number as per the IEEE 754 standard is:

    Sign(1bit)Exponent(8 bits)Mantissa(23 bits)

    Choose the largest floating-point number among the following options.
    Question 9
    2024 Slot Set1 PYQ
    Level 3: Exam Standard

    Consider a system that uses 5 bits for representing signed integers in 2’s complement format. In this system, two integers and are represented as and . Which one of the following operations will result in either an arithmetic overflow or an arithmetic underflow?

    Question 10
    2023 PYQ
    Level 3: Exam Standard
    Consider the IEEE-754 single precision floating point numbers P=0xC1800000 and Q=0x3F5C2EF4.
    Which one of the following corresponds to the product of these numbers (i.e., P × Q), represented in the IEEE-754 single precision format?
    Free preview ends here

    Login to view the complete previous-year questions and solutions

    Creating an account is free. You get the rest of this chapter, step-by-step solutions, and a study plan built around the topics you are actually weak at.

    Why MastersUp

    Personalised first. High quality throughout.

    Most platforms hand everyone the same content. Here the content moves with your performance, topic by topic.

    Built around you, not around a syllabus PDF

    Every answer you give moves your topic-level intelligence rate. The next question, the next revision card and tomorrow's plan all change with it.

    Revision that hits your weak spots

    We only revise topics you have actually attempted and are still below the safe bar on — never the same chapter on repeat.

    Questions calibrated to the real exam

    Each question carries a measured toughness. You are served a rung above your current level, so practice keeps stretching you.

    Notes written for recall, not for volume

    Full lesson cards for first study, curated short-note cards for the last mile — with derivations, traps and exam patterns marked.

    One place for everything

    Notes, chapter practice, previous-year questions, test series and full-length papers — all feeding one picture of your preparation.

    Honest progress

    No vanity streaks. Progress here means chapters mastered and accuracy that held up on harder questions.

    Unlock the whole course

    Full notes and short notes, the complete question bank with worked solutions, mock tests, full-length papers, and an adaptive plan that rebuilds itself as you improve.

    Number Representation and Computer Arithmetic PYQs for GATE CS

    Solve 14+ Number Representation and Computer Arithmetic previous year questions for GATE CS with answers and detailed solutions. Free sample questions below.

    Sign-Magnitude Representation

    Sign-Magnitude Representation

    In Sign-Magnitude representation, the Most Significant Bit (MSB) is dedicated to the sign, while the remaining bits represent the magnitude.

    1 Sign Bit
    0 1 1 Magnitude
    • Sign Bit: 0 for positive, 1 for negative.
    • Range: to
    • Zero: Has two representations (+0 and -0).
    Example (4-bit):
    +3 = 0011
    -3 = 1011

    1's Complement Representation

    1's Complement Representation

    In 1's Complement representation, positive numbers are represented as in Sign-Magnitude. Negative numbers are obtained by inverting all bits (changing 0 to 1 and 1 to 0) of the corresponding positive number.

    0 1 0 1 (+5)
    ↓ Invert
    1 0 1 0 (-5)
    • Range: to
    • Zero: Has two representations (0000 and 1111 in 4-bit).

    Number Representation and Computer Arithmetic: Solved Questions with Step-by-Step Explanations (10 Problems)

    Question 1 · Computer Organization and Architecture · 2026_Set2 NAT

    The 32-bit IEEE 754 single precision representation of a number is 0xC2710000. The number in decimal representation is ________. <i>(rounded off to two decimal places)</i>

    Correct Answer:

    -60.25

    Step-by-Step Solution

    Key idea: Decode an IEEE 754 single-precision hexadecimal representation into its decimal equivalent by extracting the sign, exponent, and mantissa.

    Step 1: Convert the hex value 0xC2710000 to binary.

    C = 1100, 2 = 0010, 7 = 0111, 1 = 0001

    Binary: 1100 0010 0111 0001 0000 0000 0000 0000

    Step 2: Extract the fields.

    • Sign bit (1 bit): 1 (indicates a negative number).
    • Exponent field (8 bits): 10000100.
    • Mantissa field (23 bits): 11100010000000000000000.

    Step 3: Decode the exponent.

    Biased exponent = 10000100_2 = 132.

    Actual exponent = 132 - 127 (bias) = 5.

    Step 4: Decode the mantissa.

    The implicit leading bit is 1, so the significand is 1.1110001_2.

    Step 5: Calculate the decimal value.

    Value = -1 × (1.1110001_2) × 2^5

    Multiplying by 2^5 shifts the binary point 5 places to the right:

    1.1110001_2 × 2^5 = 111100.01_2

    Step 6: Convert binary to decimal.

    Integer part: 111100_2 = 32 + 16 + 8 + 4 = 60.

    Fractional part: .01_2 = 1/4 = 0.25.

    Combined value = -60.25.

    Question 2 · Computer Organization and Architecture · 2026_Set2 MSQ

    In a system, numbers are represented using 4-bit two’s complement form. Consider four numbers , , and in the system. Which of the following operations will result in arithmetic overflow?

    1. A.

    2. B.

    3. C.

    4. D.

    Correct Answer:

    ["B","D"]

    Step-by-Step Solution

    Key idea: This is a two's complement arithmetic overflow detection problem. Overflow occurs when adding two numbers of the same sign yields a result of the opposite sign, or when the carry into the sign bit differs from the carry out of the sign bit.

    Step 1: Decode the 4-bit two's complement values.

    Range for 4-bit two's complement is -8 to +7.

    N1 = 1011 = -5

    N2 = 1101 = -3

    N3 = 1010 = -6

    N4 = 1001 = -7

    Step 2: Evaluate each operation.

    • N1 + N2 = -5 + (-3) = -8.

    Binary: 1011 + 1101 = 11000 -> 1000 (-8).

    Result is within range [-8, 7]. No overflow.

    • N2 + N3 = -3 + (-6) = -9.

    Binary: 1101 + 1010 = 10111 -> 0111 (+7).

    Result is +7, but true sum is -9. -9 is outside the range. Overflow occurs.

    • N3 - N4 = -6 - (-7) = +1.

    Binary: 1010 + 0111 (2's comp of 1001) = 10001 -> 0001 (+1).

    Result is within range. No overflow.

    • N1 + N4 = -5 + (-7) = -12.

    Binary: 1011 + 1001 = 10100 -> 0100 (+4).

    Result is +4, but true sum is -12. -12 is outside the range. Overflow occurs.

    Answer: N2+N3 and N1+N4

    Question 3 · Computer Organization and Architecture · 2026_Set1 MSQ
    Consider the 8-bit signed integers , and represented using the sign-magnitude form. The binary representations of and are as follows:


    Which of the following operations to compute result(s) in an arithmetic overflow?
    1. A.

    2. B.

    3. C.

    4. D.

    Correct Answer:

    ["B","C"]

    Step-by-Step Solution

    Key idea: Determine the decimal values of the given sign-magnitude numbers, perform the arithmetic operations, and check if the result falls within the valid range of 8-bit sign-magnitude representation.

    Step 1: Decode X and Y from sign-magnitude form.

    • X = 10110100: Sign bit is 1 (negative). Magnitude is 0110100_2 = 32 + 16 + 4 = 52. So, X = -52.
    • Y = 01001100: Sign bit is 0 (positive). Magnitude is 1001100_2 = 64 + 8 + 4 = 76. So, Y = 76.

    Step 2: Determine the valid range for 8-bit sign-magnitude.

    The range is to , which is -127 to +127.

    Step 3: Evaluate each operation.

    • Option A: Z = X + Y = -52 + 76 = 24. This is within [-127, 127]. No overflow.
    • Option B: Z = X - Y = -52 - 76 = -128. This is less than -127. Overflow occurs.
    • Option C: Z = -X + Y = 52 + 76 = 128. This is greater than 127. Overflow occurs.
    • Option D: Z = -X - Y = 52 - 76 = -24. This is within [-127, 127]. No overflow.

    Step 4: Conclude the correct options.

    Operations B and C result in arithmetic overflow.

    Question 4 · Computer Organization and Architecture · 2026_Set1 MCQ
    Consider the real valued variables , and represented using the IEEE 754 single-precision floating-point format. The binary representations of and in hexadecimal notation are as follows:


    Let .

    Which one of the following is the binary representation of , in hexadecimal notation?
    1. A.

      35C80000

    2. B.

      35CC0000

    3. C.

      35E80000

    4. D.

      35EC0000

    Correct Answer:

    C

    Step-by-Step Solution

    Key idea: This is an IEEE 754 floating-point addition problem. You must decode the hexadecimal representations, align the exponents, add the significands, and re-encode the result.

    Step 1: Decode X = 35C00000.

    Binary: 0 01101011 10000000000000000000000

    Sign = 0 (positive)

    Exponent = 01101011 = 107. True exponent = 107 - 127 = -20.

    Mantissa = 1.100... = 1.5.

    X = +1.5 × 2^-20.

    Step 2: Decode Y = 34A00000.

    Binary: 0 01101001 01000000000000000000000

    Sign = 0 (positive)

    Exponent = 01101001 = 105. True exponent = 105 - 127 = -22.

    Mantissa = 1.010... = 1.25.

    Y = +1.25 × 2^-22.

    Step 3: Align exponents for addition.

    Shift Y's significand right by 2 to match X's exponent (-20):

    Y = 1.25 × 2^-22 = 0.3125 × 2^-20.

    In binary, 0.3125 = 0.0101.

    Step 4: Add the significands.

    1.1000 (X)

    + 0.0101 (Y aligned)

    ---------

    1.1101

    Step 5: Normalize and encode Z.

    The sum 1.1101 × 2^-20 is already normalized.

    True exponent = -20. Biased exponent = -20 + 127 = 107 = 01101011.

    Mantissa = 11010000000000000000000.

    Binary Z: 0 01101011 11101000000000000000000

    Group by 4 bits: 0011 0101 1110 1000 0000 0000 0000 0000

    Hex Z: 3 5 E 8 0 0 0 0.

    Answer: 35E80000

    Question 5 · Computer Organization and Architecture · 2025_Set2 MSQ
    Three floating point numbers , , and are stored in three registers RX, RY, and RZ, respectively in IEEE 754 single precision format as given below in hexadecimal:

    RX = 0xC1100000, RY = 0x40C00000, and RZ = 0x41400000

    Which of the following option(s) is/are CORRECT?
    1. A.

    2. B.

    3. C.

    4. D.

    Correct Answer:

    ["A","B","C"]

    Step-by-Step Solution

    Key idea: This is an IEEE 754 hex decoding and arithmetic verification question, recognisable because it gives three hex-encoded floats and asks which algebraic relations hold. Step 1: Decode each register. RX = 0xC1100000: Binary . , , . Exp , sig . . RY = 0x40C00000: Binary . , , . Exp , sig . . RZ = 0x41400000: Binary . , , . Exp , sig . . Step 2: Verify each option with : - A: . Correct. - B: . Correct. - C: . Correct. - D: . Incorrect. Answer: Options A, B, C.
    Question 6 · Computer Organization and Architecture · 2025_Set2 NAT
    The following two signed 2’s complement numbers (multiplicand and multiplier ) are being multiplied using Booth’s algorithm:

    : 1100 1101 1110 1101 and : 1010 0100 1010 1010

    The total number of addition and subtraction operations to be performed is ___________. (Answer in integer)
    Correct Answer:

    13

    Step-by-Step Solution

    Key idea: This is a Booth's algorithm operation counting question, recognisable because it asks for the total number of addition and subtraction operations given a multiplier.

    Step 1: The Booth decision rule: append to the right of , then scan pairs . add, subtract, or no op.

    Step 2: Write with indices. . Appending :

    Step 3: Scan all 16 pairs from to :

    no, sub, add, sub, add, sub, add, sub, add, no, sub, add, no, sub, add, sub.

    Step 4: Count. Adds at : total . Subs at : total .

    Step 5: Total operations .

    Answer: 13

    Question 7 · Computer Organization and Architecture · 2025_Set1 MSQ

    The number can be represented as 1010 in 4-bit 2’s complement representation. Which of the following is/are <b>CORRECT</b> 2’s complement representation(s) of ?

    1. A.

      1000 1010 in 8-bits

    2. B.

      1111 1010 in 8-bits

    3. C.

      1000 0000 0000 1010 in 16-bits

    4. D.

      1111 1111 1111 1010 in 16-bits

    Correct Answer:

    ["B","D"]

    Step-by-Step Solution

    Key idea: This is a sign extension question in 2's complement, recognisable because a negative number is given in 4 bits and you must pick its correct wider representations.

    Step 1: The sign extension rule for 2's complement says: replicate the MSB (sign bit) into all new higher-order bit positions.

    Step 2: The 4-bit representation of is . The MSB is .

    Step 3: Extend to 8 bits by prepending four s: . This matches option B.

    Step 4: Extend to 16 bits by prepending twelve s: . This matches option D.

    Step 5: Options A () and C () pad with s instead of s. That is the sign-magnitude rule, not 2's complement. For example, in 8-bit 2's complement equals , not .

    Answer: Options B and D.

    Question 8 · Computer Organization and Architecture · 2024_Set2 MCQ
    The format of a single-precision floating-point number as per the IEEE 754 standard is:

    Sign(1bit)Exponent(8 bits)Mantissa(23 bits)

    Choose the largest floating-point number among the following options.
    1. A. SignExponentMantissa00111 11111111 1111 1111 1111 1111 111
    2. B. SignExponentMantissa01111 11101111 1111 1111 1111 1111 111
    3. C. SignExponentMantissa01111 11111111 1111 1111 1111 1111 111
    4. D. SignExponentMantissa00111 11110000 0000 0000 0000 0000 000
    Correct Answer:

    B

    Step-by-Step Solution

    Key idea: This is an IEEE 754 decoding and comparison problem. You must interpret the sign, exponent, and mantissa fields of each option to determine which represents the largest finite positive number.

    Step 1: Recall the IEEE 754 single-precision format.

    • Sign (1 bit): 0 for positive, 1 for negative.
    • Exponent (8 bits): Biased by 127. Range 1 to 254 for normalized numbers. 255 is reserved for Infinity/NaN.
    • Mantissa (23 bits): Fractional part. Normalized numbers have an implicit leading 1.

    Step 2: Analyze each option.

    • Option A: Sign=0, Exp=01111111 (127), Mantissa=all 1s.

    Value = .

    • Option B: Sign=0, Exp=11111110 (254), Mantissa=all 1s.

    Value = . This is the largest possible normalized positive number.

    • Option C: Sign=0, Exp=11111111 (255), Mantissa=all 1s.

    Value = NaN (Not a Number), because the exponent is all 1s and the mantissa is non-zero. NaN is not a valid numerical value and cannot be "largest".

    • Option D: Sign=0, Exp=01111111 (127), Mantissa=all 0s.

    Value = .

    Step 3: Compare the valid numerical values.

    Option B () is vastly larger than Option A () and Option D (). Option C is NaN.

    Answer: Option B

    Question 9 · Computer Organization and Architecture · 2024_Set1 MCQ

    Consider a system that uses 5 bits for representing signed integers in 2’s complement format. In this system, two integers and are represented as and . Which one of the following operations will result in either an arithmetic overflow or an arithmetic underflow?

    1. A.

    2. B.

    3. C.

    4. D.

    Correct Answer:

    B

    Step-by-Step Solution

    Key idea: This is an overflow detection question in 2's complement, recognisable because it gives two signed numbers in a fixed bit-width and asks which operation overflows. Step 1: The 5-bit 2's complement range is . Step 2: Decode the operands. : MSB , so . : MSB , so negative. 2's complement of : invert , add . Thus . Step 3: Evaluate each option against : - . In range. No overflow. - . Exceeds . Overflow! - . Equals the minimum. In range. No overflow. - . In range. No overflow. Step 4: Confirm via hardware rule. . Carry into sign bit , carry out . They differ, confirming overflow. Answer: Option B.
    Question 10 · Computer Organization and Architecture · 2023 MCQ
    Consider the IEEE-754 single precision floating point numbers P=0xC1800000 and Q=0x3F5C2EF4.
    Which one of the following corresponds to the product of these numbers (i.e., P × Q), represented in the IEEE-754 single precision format?
    1. A.

      1078734580

    2. B.

      1079783156

    3. C.

      3244044020

    4. D.

      3242995444

    Correct Answer:

    C

    Step-by-Step Solution

    Key idea: IEEE 754 single-precision multiplication can be simplified by analyzing the components (sign, exponent, mantissa) directly, especially when one operand is an exact power of 2.

    Step 1: Decode P = 0xC1800000.

    Binary: 1 10000011 00000000000000000000000

    Sign = 1 (negative). Exponent = 131. Actual exponent = 131 - 127 = 4.

    Mantissa = 1.0 (implicit leading 1, rest 0).

    So, P = -1.0 × 2^4 = -16.

    Step 2: Analyze Q = 0x3F5C2EF4.

    Binary: 0 01111110 10111000010111011110100

    Sign = 0 (positive). Exponent = 126. Actual exponent = 126 - 127 = -1.

    Mantissa = 1.10111000010111011110100.

    Step 3: Compute P × Q.

    Multiplying by -16 is equivalent to multiplying by -2^4.

    This flips the sign bit to 1, and adds 4 to the biased exponent of Q.

    New biased exponent = 126 + 4 = 130.

    130 in binary is 10000010.

    The mantissa remains exactly the same because scaling by a power of 2 only shifts the binary point, without causing any carry into the implicit bit.

    Step 4: Assemble the result.

    Sign: 1

    Exponent: 10000010

    Mantissa: 10111000010111011110100

    Combined binary: 1100 0001 0101 1100 0010 1110 1111 0100

    Grouped into hex: C 1 5 C 2 E F 4.

    Step 5: Convert 0xC15C2EF4 to decimal.

    C15C2EF4 in hex = 3244044020 in decimal.

    Answer: 3244044020

    More previous year questions (pyqs) in this unit